Background Calibration Techniques for Digitally Assisted ADCs PDF Download
Are you looking for read ebook online? Search for your book and save it on your Kindle device, PC, phones or tablets. Download Background Calibration Techniques for Digitally Assisted ADCs PDF full book. Access full book title Background Calibration Techniques for Digitally Assisted ADCs by Anshi Liang. Download full books in PDF and EPUB format.
Author: Anshi Liang
Publisher:
ISBN:
Category :
Languages : en
Pages : 68
Get Book Here
Book Description
Author: Anshi Liang
Publisher:
ISBN:
Category :
Languages : en
Pages : 68
Get Book Here
Book Description
Author: Sudipta Sarkar
Publisher:
ISBN:
Category : Comparator circuits
Languages : en
Pages :
Get Book Here
Book Description
A digital background calibration technique to treat capacitor mismatch, residue gain error and nonlinearity in a pipelined analog-to-digital converter (ADC) based on the split-ADC architecture (J. McNeill et al., “Split ADC architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC,” IEEE J. of Solid-State Circuits, vol. 40, pp. 2437-2445, Dec. 2005) is reported. Although multiple works have been reported before on the split-calibration of pipelined analog-to-digital converters, none of them is comprehensive, i.e., capacitor mismatch, residue gain error and nonlinearity are never treated in one work at the same time. We, for the first time, recognize the multistage pipelined ADC with residue non-linearity calibration as a Nonlinear Least Squares problem. Behavioral simulation results demonstrate the efficacy of the technique, in which the signal-to-noise-and-distortion ratio (SNDR) and spurious-free-dynamic-range (SFDR) performance of a 15-bit split-pipelined ADC are improved from 42 dB and 50 dB to 88 dB and 102 dB on average, respectively. Secondly, an 8b, 1.3/1.39GS/s, 7/8.1mW two-step ADC is presented that introduces a single reference comparator based background comparator offset calibration technique. This work employs a dual-residue based inter-stage redundancy scheme to relax residue amplifier specifications (and enable high-speed operation at 0.85V supply) in a two-step ADC. Comparator offset calibration is implemented through body biasing with an area-efficient 8b offset calibration DAC. A prototype in 28nm Complementary Metal Oxide Semiconductor (CMOS) achieves 6.8 effective number of bits (ENOB) and 50fJ/c-s at DC and 6.3 ENOB and 68fJ/c-s at Nyquist, at a sample rate of 1.3GS/s. The measured SNDR/SFDR improve from 29.2/40.7dB to 42.6/57.7dB after calibration. The active area is 0.05mm2.
Author: Yun-Shiang Shu
Publisher:
ISBN:
Category :
Languages : en
Pages : 111
Get Book Here
Book Description
A high-speed, high-resolution analog-to-digital converter (ADC) is a key component in broadband communication transceivers, video imaging systems, and instrumentation. As the ADC speed increases with the advances in IC fabrication technology, the ADC resolution is still limited by the non-ideal effects of the circuits, such as device inaccuracy, component mismatch, and finite device gain. A recent trend for enhancing the resolution is to calibrate the non-ideal effects in background with the aid of digital signal processing. These techniques are preferred since the calibration accuracy is not limited by the accuracy of the analog components, and the calibration tracks the variations of process, voltage and temperature without interrupting ADC's normal operation. This dissertation describes the background calibration techniques for three high-speed, high-resolution ADCs using different architectures: pipelined, floating-point, and continuous-time (CT) [delta]-[sigma]. For pipelined ADCs, a background digital calibration technique with signal-dependent dithering scheme is proposed to overcome the dither magnitude and measurement time constraints with the existing fixed-magnitude dithering. A 15-b, 20-MS/s prototype ADC achieves a spurious-free dynamic range (SFDR) of 98 dB and a peak signal-to-noise plus distortion ratio (SNDR) of 73 dB. The chip is fabricated in 0.18-um complementary metal-oxide-semiconductor (CMOS) process, occupies an active area of 2.3 x 1.7 mm2, and consumes 285 mW at 1.8 V. The concept of signal-dependent dithering is also applied to a floating-point ADC (FADC) to calibrate the gain and offset errors in the variable gain amplifier (VGA) stages. A digitally-calibrated 10~15-b 60-MS/s FADC adjusts its quantization steps instantly depending on the sampled input level and enhances the integral non-linearity (INL) from 24 to 0.9 least significant bit (LSB) at a 15-b level for small input signals. The chip is fabricated in 0.18-um CMOS process, occupies 3.5 x 2.5 mm2, and consumes 300 mW at 1.8 V. In the CT [delta]-[sigma] architecture, the active filter is calibrated by injecting a binary pulse dither and nulling it with an LMS algorithm. The proposed technique calibrates the filter time-constant continuously with crystal accuracy, while the conventional master-slave approaches use additional analog components which limit the calibration accuracy. A 3rd-order 4-b prototype in 65-nm CMOS occupies 0.5 mm2 and consumes 50 mW at 1.3 V. It achieves a dynamic range (DR) of 81 dB over an 8-MHz signal bandwidth with a 2.4 Vpp full-scale range. Signal-to-noise ratio (SNR) and SNDR at -1 dBFS are 76 and 70 dB, respectively.
Author: Schekeb Fateh
Publisher:
ISBN:
Category :
Languages : en
Pages :
Get Book Here
Book Description
Author: Boris Murmann
Publisher: Springer Science & Business Media
ISBN: 1402078404
Category : Technology & Engineering
Languages : en
Pages : 164
Get Book Here
Book Description
Digitally Assisted Pipeline ADCs: Theory and Implementation explores the opportunity to reduce ADC power dissipation by leveraging digital signal processing capabilities in fine line integrated circuit technology. The described digitally assisted pipelined ADC uses a statistics-based system identification technique as an enabling element to replace precision residue amplifiers with simple open-loop gain stages. The digital compensation of analog circuit distortion eliminates one key factor in the classical noise-speed-linearity constraint loop and thereby enables a significant power reduction. Digitally Assisted Pipeline ADCs: Theory and Implementation describes in detail the implementation and measurement results of a 12-bit, 75-MSample/sec proof-of-concept prototype. The Experimental converter achieves power savings greater than 60% over conventional implementations. Digitally Assisted Pipeline ADCs: Theory and Implementation will be of interest to researchers and professionals interested in advances of state-of-the-art in A/D conversion techniques.
Author: Haoyue Wang
Publisher:
ISBN:
Category :
Languages : en
Pages : 220
Get Book Here
Book Description
Author: Anilkumar Venkata Tammineedi
Publisher:
ISBN:
Category :
Languages : en
Pages : 146
Get Book Here
Book Description
A novel digital background calibration technique for pipeline ADCs employing non-radix 2 calibration algorithm and an extra stage is proposed. The digital calibration removes errors due to capacitor mismatch, charge injection, finite op-amp gain and comparator offset. Neither external data converters nor high precision analog components are required for calibration. Background calibration is achieved without limiting the speed of conversion, the cost being one extra stage and digital hardware. This technique would help to achieve high-resolution capabilities in the available CMOS technologies. A 3.3V, 12-bit, 25MHz pipeline ADC with the proposed calibration technique has been implemented in 0.35[Mu]m CMOS technology.
Author: Jenny Kuo
Publisher:
ISBN: 9781267239037
Category :
Languages : en
Pages :
Get Book Here
Book Description
Current-steering (CS) digital-to-analog converters (DACs) are typically used for high-speed, high-accuracy applications since they are the fastest DAC architecture available that also can achieve relatively high resolution and linearity. However, as the performance specifications for both speed and accuracy in data converters continue to increase, circuit nonidealities are becoming more difficult to overcome using traditional analog design techniques. As a result, digital calibration has become an efficient and effective solution for designing high-performance DACs, where the advantages of process scaling can be fully exploited. Two digital background calibration techniques for CS DACs are presented in this thesis. The first technique improves the static linearity of a binary-weighted (BW) DAC by estimating and correcting for errors due to both mismatch and finite output resistance in the current sources, potentially allowing the DAC to be constructed with minimum size current sources. The errors are estimated with a slow-but-accurate reference analog-to-digital converter (Ref ADC) and a digital adaptive least-mean-squared algorithm. Correction is achieved using two auxiliary BW CS DACs: one for coarse correction and one for fine correction. Since the current source array of the DAC under calibration occupies a small area, gradient effects are small; however, these errors also can be overcome with the calibration described in this thesis. The dynamic performance of the DAC also improves with this calibration technique due to the reduced parasitics stemming from the reduced DAC area. Computer simulations demonstrate the effectiveness of the proposed technique for a 14-bit DAC operating at 100 MS/s. The second technique improves the dynamic linearity of a high-speed CS DAC. At high operating frequencies, the parasitic capacitors at the drain of the current sources dominate the finite output impedance of the DAC, causing input-dependent settling and memory errors. These errors introduce undesired frequency-dependent nonlinearities in the DAC output. The presented calibration technique estimates these errors with a slow-but-accurate Ref ADC and a digital adaptive recursive least-mean-squared algorithm. Correction is achieved using an auxiliary CS DAC. Computer simulations demonstrate the effectiveness of the proposed technique for a 12-bit DAC operating at 1 GS/s.
Author: Xicheng Jiang
Publisher: Cambridge University Press
ISBN: 1316368742
Category : Technology & Engineering
Languages : en
Pages : 417
Get Book Here
Book Description
Achieve enhanced performance with this guide to cutting-edge techniques for digitally-assisted analog and analog-assisted digital integrated circuit design. • Discover how architecture and circuit innovations can deliver improved performance in terms of speed, density, power, and cost • Learn about practical design considerations for high-performance scaled CMOS processes, FinFet devices and architectures, and the implications of FD SOI technology • Get up to speed with established circuit techniques that take advantage of scaled CMOS process technology in analog, digital, RF and SoC designs, including digitally-assisted techniques for data converters, DSP enabled frequency synthesizers, and digital controllers for switching power converters. With detailed descriptions, explanations, and practical advice from leading industry experts, this is an ideal resource for practicing engineers, researchers, and graduate students working in circuit design.
Author: Alma Delic-Ibukic
Publisher:
ISBN:
Category : Analog-to-digital converters
Languages : en
Pages : 368
Get Book Here
Book Description
