An Area-Efficient Architecture for the Implementation of LDPC Decoder PDF Download

Are you looking for read ebook online? Search for your book and save it on your Kindle device, PC, phones or tablets. Download An Area-Efficient Architecture for the Implementation of LDPC Decoder PDF full book. Access full book title An Area-Efficient Architecture for the Implementation of LDPC Decoder by Lan Yang. Download full books in PDF and EPUB format.

An Area-Efficient Architecture for the Implementation of LDPC Decoder

An Area-Efficient Architecture for the Implementation of LDPC Decoder PDF Author: Lan Yang
Publisher:
ISBN:
Category :
Languages : en
Pages : 52

Get Book Here

Book Description
Due to its near Shannon limit performance in high speed communication, low-density parity check (LDPC) code has performed a strong comeback recent years. In this work, a partial parallel decoding architecture is proposed based on a column-layered LDPC decoding scheme [2]. The purpose of this work is to make a tradeoff between area cost and throughput. I construct the structure of the partial parallel decoder, and compare its throughput and area cost with the design in [2]. Then I obtain the synthesis results of my design with Xilinx FPGA tool. The device utilization summary and timing summary are provided at the end of this work. Comparing with the design in [2], the partial parallel design in my work needs much less hardware resources. As a result, when the area is limit and a lower throughput is acceptable, my design can be considered instead of the design in [2].