Multi-Objective Optimization in Physical Synthesis of Integrated Circuits PDF Download
Are you looking for read ebook online? Search for your book and save it on your Kindle device, PC, phones or tablets. Download Multi-Objective Optimization in Physical Synthesis of Integrated Circuits PDF full book. Access full book title Multi-Objective Optimization in Physical Synthesis of Integrated Circuits by David A. Papa. Download full books in PDF and EPUB format.
Author: David A. Papa
Publisher: Springer Science & Business Media
ISBN: 1461413567
Category : Technology & Engineering
Languages : en
Pages : 158
Get Book Here
Book Description
This book introduces techniques that advance the capabilities and strength of modern software tools for physical synthesis, with the ultimate goal to improve the quality of leading-edge semiconductor products. It provides a comprehensive introduction to physical synthesis and takes the reader methodically from first principles through state-of-the-art optimizations used in cutting edge industrial tools. It explains how to integrate chip optimizations in novel ways to create powerful circuit transformations that help satisfy performance requirements.
Author: David A. Papa
Publisher: Springer Science & Business Media
ISBN: 1461413567
Category : Technology & Engineering
Languages : en
Pages : 158
Get Book Here
Book Description
This book introduces techniques that advance the capabilities and strength of modern software tools for physical synthesis, with the ultimate goal to improve the quality of leading-edge semiconductor products. It provides a comprehensive introduction to physical synthesis and takes the reader methodically from first principles through state-of-the-art optimizations used in cutting edge industrial tools. It explains how to integrate chip optimizations in novel ways to create powerful circuit transformations that help satisfy performance requirements.
Author: Springer
Publisher:
ISBN: 9781461413578
Category :
Languages : en
Pages : 168
Get Book Here
Book Description
Author: Fábio Passos
Publisher: Springer Nature
ISBN: 3030472477
Category : Technology & Engineering
Languages : en
Pages : 198
Get Book Here
Book Description
This book describes a new design methodology that allows optimization-based synthesis of RF systems in a hierarchical multilevel approach, in which the system is designed in a bottom-up fashion, from the device level up to the (sub)system level. At each level of the design hierarchy, the authors discuss methods that increase the design robustness and increase the accuracy and efficiency of the simulations. The methodology described enables circuit sizing and layout in a complete and automated integrated manner, achieving optimized designs in significantly less time than with traditional approaches.
Author: João P. S. Rosa
Publisher: Springer Nature
ISBN: 3030357430
Category : Technology & Engineering
Languages : en
Pages : 117
Get Book Here
Book Description
This book addresses the automatic sizing and layout of analog integrated circuits (ICs) using deep learning (DL) and artificial neural networks (ANN). It explores an innovative approach to automatic circuit sizing where ANNs learn patterns from previously optimized design solutions. In opposition to classical optimization-based sizing strategies, where computational intelligence techniques are used to iterate over the map from devices’ sizes to circuits’ performances provided by design equations or circuit simulations, ANNs are shown to be capable of solving analog IC sizing as a direct map from specifications to the devices’ sizes. Two separate ANN architectures are proposed: a Regression-only model and a Classification and Regression model. The goal of the Regression-only model is to learn design patterns from the studied circuits, using circuit’s performances as input features and devices’ sizes as target outputs. This model can size a circuit given its specifications for a single topology. The Classification and Regression model has the same capabilities of the previous model, but it can also select the most appropriate circuit topology and its respective sizing given the target specification. The proposed methodology was implemented and tested on two analog circuit topologies.
Author: Fakhfakh, Mourad
Publisher: IGI Global
ISBN: 1466666285
Category : Technology & Engineering
Languages : en
Pages : 488
Get Book Here
Book Description
Improving the performance of existing technologies has always been a focal practice in the development of computational systems. However, as circuitry is becoming more complex, conventional techniques are becoming outdated and new research methodologies are being implemented by designers. Performance Optimization Techniques in Analog, Mix-Signal, and Radio-Frequency Circuit Design features recent advances in the engineering of integrated systems with prominence placed on methods for maximizing the functionality of these systems. This book emphasizes prospective trends in the field and is an essential reference source for researchers, practitioners, engineers, and technology designers interested in emerging research and techniques in the performance optimization of different circuit designs.
Author: António Gusmão
Publisher: Springer Nature
ISBN: 3030500616
Category : Computers
Languages : en
Pages : 96
Get Book Here
Book Description
In this book, innovative research using artificial neural networks (ANNs) is conducted to automate the placement task in analog integrated circuit layout design, by creating a generalized model that can generate valid layouts at push-button speed. Further, it exploits ANNs’ generalization and push-button speed prediction (once fully trained) capabilities, and details the optimal description of the input/output data relation. The description developed here is chiefly reflected in two of the system’s characteristics: the shape of the input data and the minimized loss function. In order to address the latter, abstract and segmented descriptions of both the input data and the objective behavior are developed, which allow the model to identify, in newer scenarios, sub-blocks which can be found in the input data. This approach yields device-level descriptions of the input topology that, for each device, focus on describing its relation to every other device in the topology. By means of these descriptions, an unfamiliar overall topology can be broken down into devices that are subject to the same constraints as a device in one of the training topologies. In the experimental results chapter, the trained ANNs are used to produce a variety of valid placement solutions even beyond the scope of the training/validation sets, demonstrating the model’s effectiveness in terms of identifying common components between newer topologies and reutilizing the acquired knowledge. Lastly, the methodology used can readily adapt to the given problem’s context (high label production cost), resulting in an efficient, inexpensive and fast model.
Author: V. Suma
Publisher: Springer Nature
ISBN: 9819916240
Category : Technology & Engineering
Languages : en
Pages : 876
Get Book Here
Book Description
This book presents selected papers from the 7th International Conference on Inventive Systems and Control (ICISC 2023), held on January 30–31, 2023, at JCT College of Engineering and Technology, Coimbatore, India. The conference proceedings of ICISC 2023 include an analysis of the class of intelligent systems and control techniques that utilizes various artificial intelligence technologies, where there are no mathematical models and system available to make them remain controlled. Inspired by various existing intelligent techniques, the primary goal of ICISC 2023 proceedings is to present the emerging innovative models to tackle the challenges faced by the existing computing and communication technologies.
Author: Ricardo Martins
Publisher: Springer
ISBN: 3319340603
Category : Technology & Engineering
Languages : en
Pages : 220
Get Book Here
Book Description
This book introduces readers to a variety of tools for analog layout design automation. After discussing the placement and routing problem in electronic design automation (EDA), the authors overview a variety of automatic layout generation tools, as well as the most recent advances in analog layout-aware circuit sizing. The discussion includes different methods for automatic placement (a template-based Placer and an optimization-based Placer), a fully-automatic Router and an empirical-based Parasitic Extractor. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. All the methods described are applied to practical examples for a 130nm design process, as well as placement and routing benchmark sets.
Author: Cristinel Ababei
Publisher:
ISBN:
Category :
Languages : en
Pages : 296
Get Book Here
Book Description
Author: Ricardo Lourenço
Publisher: Springer
ISBN: 3319159550
Category : Technology & Engineering
Languages : en
Pages : 71
Get Book Here
Book Description
This work addresses the research and development of an innovative optimization kernel applied to analog integrated circuit (IC) design. Particularly, this works describes the modifications inside the AIDA Framework, an electronic design automation framework fully developed by at the Integrated Circuits Group-LX of the Instituto de Telecomunicações, Lisbon. It focusses on AIDA-CMK, by enhancing AIDA-C, which is the circuit optimizer component of AIDA, with a new multi-objective multi-constraint optimization module that constructs a base for multiple algorithm implementations. The proposed solution implements three approaches to multi-objective multi-constraint optimization, namely, an evolutionary approach with NSGAII, a swarm intelligence approach with MOPSO and stochastic hill climbing approach with MOSA. Moreover, the implemented structure allows the easy hybridization between kernels transforming the previous simple NSGAII optimization module into a more evolved and versatile module supporting multiple single and multi-kernel algorithms. The three multi-objective optimization approaches were validated with CEC2009 benchmarks to constrained multi-objective optimization and tested with real analog IC design problems. The achieved results were compared in terms of performance, using statistical results obtained from multiple independent runs. Finally, some hybrid approaches were also experimented, giving a foretaste to a wide range of opportunities to explore in future work.
