Energy-Efficient VLSI Architectures for Real-Time and 3D Video Processing PDF Download
Are you looking for read ebook online? Search for your book and save it on your Kindle device, PC, phones or tablets. Download Energy-Efficient VLSI Architectures for Real-Time and 3D Video Processing PDF full book. Access full book title Energy-Efficient VLSI Architectures for Real-Time and 3D Video Processing by Michael Stefano Fritz Schaffner. Download full books in PDF and EPUB format.
Author: Michael Stefano Fritz Schaffner
Publisher: BoD – Books on Demand
ISBN: 3866286244
Category : Science
Languages : en
Pages : 294
Get Book Here
Book Description
Multiview autostereoscopic displays (MADs) make it possible to view video content in 3D without wearing special glasses, and such displays have recently become available. The main problem of MADs is that they require several (typically 8 or 9) views, while most of the 3D video content is in stereoscopic 3D today. To bridge this content-display gap, the research community started to devise automatic multiview synthesis (MVS) methods. Common MVS methods are based on depth-image-based rendering, where a dense depth map of the scene is used to reproject the image to new viewpoints. Although physically correct, this approach requires accurate depth maps and additional inpainting steps. Our work uses an alternative conversion concept based on image domain warping (IDW) which has been successfully applied to related problems such as aspect ratio retargeting for streaming video, and dispa- rity remapping for depth adjustments in stereoscopic 3D content. IDW shows promising performance in this context as it only requires robust, sparse point- correspondences and no inpainting steps. However, MVS, using IDW as well as alternative approaches, is computationally demanding and requires realtime processing - yet such methods should be portable to end-user and even mobile devices to develop their full potential. To this end, this thesis investigates efficient algorithms and hardware architectures for a variety of subproblems arising in the MVS pipeline.
Author: Michael Stefano Fritz Schaffner
Publisher: BoD – Books on Demand
ISBN: 3866286244
Category : Science
Languages : en
Pages : 294
Get Book Here
Book Description
Multiview autostereoscopic displays (MADs) make it possible to view video content in 3D without wearing special glasses, and such displays have recently become available. The main problem of MADs is that they require several (typically 8 or 9) views, while most of the 3D video content is in stereoscopic 3D today. To bridge this content-display gap, the research community started to devise automatic multiview synthesis (MVS) methods. Common MVS methods are based on depth-image-based rendering, where a dense depth map of the scene is used to reproject the image to new viewpoints. Although physically correct, this approach requires accurate depth maps and additional inpainting steps. Our work uses an alternative conversion concept based on image domain warping (IDW) which has been successfully applied to related problems such as aspect ratio retargeting for streaming video, and dispa- rity remapping for depth adjustments in stereoscopic 3D content. IDW shows promising performance in this context as it only requires robust, sparse point- correspondences and no inpainting steps. However, MVS, using IDW as well as alternative approaches, is computationally demanding and requires realtime processing - yet such methods should be portable to end-user and even mobile devices to develop their full potential. To this end, this thesis investigates efficient algorithms and hardware architectures for a variety of subproblems arising in the MVS pipeline.
Author: Michael Stefano Fritz Schaffner
Publisher:
ISBN:
Category :
Languages : en
Pages :
Get Book Here
Book Description
Author: Florian Stefan Glaser
Publisher: BoD – Books on Demand
ISBN: 3866287771
Category : Technology & Engineering
Languages : en
Pages : 216
Get Book Here
Book Description
Aging population and the thereby ever-rising cost of health services call for novel and innovative solutions for providing medical care and services. So far, medical care is primarily provided in the form of time-consuming in-person appointments with trained personnel and expensive, stationary instrumentation equipment. As for many current and past challenges, the advances in microelectronics are a crucial enabler and offer a plethora of opportunities. With key building blocks such as sensing, processing, and communication systems and circuits getting smaller, cheaper, and more energy-efficient, personal and wearable or even implantable point-of-care devices with medicalgrade instrumentation capabilities become feasible. Device size and battery lifetime are paramount for the realization of such devices. Besides integrating the required functionality into as few individual microelectronic components as possible, the energy efficiency of such is crucial to reduce battery size, usually being the dominant contributor to overall device size. In this thesis, we present two major contributions to achieve the discussed goals in the context of miniaturized medical instrumentation: First, we present a synchronization solution for embedded, parallel near-threshold computing (NTC), a promising concept for enabling the required processing capabilities with an energy efficiency that is suitable for highly mobile devices with very limited battery capacity. Our proposed solution aims at increasing energy efficiency and performance for parallel NTC clusters by maximizing the effective utilization of the available cores under parallel workloads. We describe a hardware unit that enables fine-grain parallelization by greatly optimizing and accelerating core-to-core synchronization and communication and analyze the impact of those mechanisms on the overall performance and energy efficiency of an eight-core cluster. With a range of digital signal processing (DSP) applications typical for the targeted systems, the proposed hardware unit improves performance by up to 92% and 23% on average and energy efficiency by up to 98% and 39% on average. In the second part, we present a MCU processing and control subsystem (MPCS) for the integration into VivoSoC, a highly versatile single-chip solution for mobile medical instrumentation. In addition to the MPCS, it includes a multitude of analog front-ends (AFEs) and a multi-channel power management IC (PMIC) for voltage conversion. ...
Author: Matheus Cavalcante
Publisher: BoD – Books on Demand
ISBN: 3866288018
Category :
Languages : en
Pages : 224
Get Book Here
Book Description
In his seminal Turing Award Lecture, Backus discussed the issues stemming from the word-at-a-time style of programming inherited from the von Neumann computer. More than forty years later, computer architects must be creative to amortize the von Neumann Bottleneck (VNB) associated with fetching and decoding instructions which only keep the datapath busy for a very short period of time. In particular, vector processors promise to be one of the most efficient architectures to tackle the VNB, by amortizing the energy overhead of instruction fetching and decoding over several chunks of data. This work explores vector processing as an option to build small and efficient processing elements for large-scale clusters of cores sharing access to tightly-coupled L1 memory
Author: Andreas Dominic Kurth
Publisher: BoD – Books on Demand
ISBN: 3866287747
Category : Science
Languages : en
Pages : 282
Get Book Here
Book Description
Heterogeneous systems on chip (HeSoCs) combine general-purpose, feature-rich multi-core host processors with domain-specific programmable many-core accelerators (PMCAs) to unite versatility with energy efficiency and peak performance. By virtue of their heterogeneity, HeSoCs hold the promise of increasing performance and energy efficiency compared to homogeneous multiprocessors, because applications can be executed on hardware that is designed for them. However, this heterogeneity also increases system complexity substantially. This thesis presents the first research platform for HeSoCs where all components, from accelerator cores to application programming interface, are available under permissive open-source licenses. We begin by identifying the hardware and software components that are required in HeSoCs and by designing a representative hardware and software architecture. We then design, implement, and evaluate four critical HeSoC components that have not been discussed in research at the level required for an open-source implementation: First, we present a modular, topology-agnostic, high-performance on-chip communication platform, which adheres to a state-of-the-art industry-standard protocol. We show that the platform can be used to build high-bandwidth (e.g., 2.5 GHz and 1024 bit data width) end-to-end communication fabrics with high degrees of concurrency (e.g., up to 256 independent concurrent transactions). Second, we present a modular and efficient solution for implementing atomic memory operations in highly-scalable many-core processors, which demonstrates near-optimal linear throughput scaling for various synthetic and real-world workloads and requires only 0.5 kGE per core. Third, we present a hardware-software solution for shared virtual memory that avoids the majority of translation lookaside buffer misses with prefetching, supports parallel burst transfers without additional buffers, and can be scaled with the workload and number of parallel processors. Our work improves accelerator performance for memory-intensive kernels by up to 4×. Fourth, we present a software toolchain for mixed-data-model heterogeneous compilation and OpenMP offloading. Our work enables transparent memory sharing between a 64-bit host processor and a 32-bit accelerator at overheads below 0.7 % compared to 32-bit-only execution. Finally, we combine our contributions to a research platform for state-of-the-art HeSoCs and demonstrate its performance and flexibility.
Author: Muhammad Usman Karim Khan
Publisher: Springer
ISBN: 331961455X
Category : Technology & Engineering
Languages : en
Pages : 242
Get Book Here
Book Description
This book provides its readers with the means to implement energy-efficient video systems, by using different optimization approaches at multiple abstraction levels. The authors evaluate the complete video system with a motive to optimize its different software and hardware components in synergy, increase the throughput-per-watt, and address reliability issues. Subsequently, this book provides algorithmic and architectural enhancements, best practices and deployment models for new video systems, while considering new implementation paradigms of hardware accelerators, parallelism for heterogeneous multi- and many-core systems, and systems with long life-cycles. Particular emphasis is given to the current video encoding industry standard H.264/AVC, and one of the latest video encoders (High Efficiency Video Coding, HEVC).
Author: Gustavo Sanchez
Publisher: Springer Nature
ISBN: 3030259277
Category : Technology & Engineering
Languages : en
Pages : 91
Get Book Here
Book Description
This book describes and analyzes in detail the encoding effort and the encoding tool usage applied to 3D-HEVC depth map coding. Based on the analyzed information, the authors introduce efficient algorithms for accelerating the available encoding tools. The contributions discussed in this book include four algorithms for reducing intra-frame encoding effort and three algorithms for reducing inter-frame encoding effort. The presented results demonstrate several levels of encoding effort reduction with different impacts in the encoding efficiency, surpassing state-of-the-art solutions by more than 50% the encoding effort with only 0.3% encoding efficiency loss.
Author: Bruno Zatt
Publisher: Springer Science & Business Media
ISBN: 1461467594
Category : Technology & Engineering
Languages : en
Pages : 219
Get Book Here
Book Description
This book shows readers how to develop energy-efficient algorithms and hardware architectures to enable high-definition 3D video coding on resource-constrained embedded devices. Users of the Multiview Video Coding (MVC) standard face the challenge of exploiting its 3D video-specific coding tools for increasing compression efficiency at the cost of increasing computational complexity and, consequently, the energy consumption. This book enables readers to reduce the multiview video coding energy consumption through jointly considering the algorithmic and architectural levels. Coverage includes an introduction to 3D videos and an extensive discussion of the current state-of-the-art of 3D video coding, as well as energy-efficient algorithms for 3D video coding and energy-efficient hardware architecture for 3D video coding.
Author: Rajeev Agrawal
Publisher: Springer Nature
ISBN: 9811599386
Category : Technology & Engineering
Languages : en
Pages : 736
Get Book Here
Book Description
This book presents select and peer-reviewed proceedings of the International Conference on Smart Communication and Imaging Systems (MedCom 2020). The contents explore the recent technological advances in the field of next generation communication systems and latest techniques for image processing, analysis and their related applications. The topics include design and development of smart, secure and reliable future communication networks; satellite, radar and microwave techniques for intelligent communication. The book also covers methods and applications of GIS and remote sensing; medical image analysis and its applications in smart health. This book can be useful for students, researchers and professionals working in the field of communication systems and image processing.
Author: Mayssaa Al Najjar
Publisher: Springer Science & Business Media
ISBN: 1461418577
Category : Technology & Engineering
Languages : en
Pages : 215
Get Book Here
Book Description
This book introduces resource aware image decomposition, registration, fusion, object detection and tracking algorithms along with their applications in security, monitoring and integration in 3rd Generation Surveillance Systems. All algorithms are evaluated through experimental and simulation results and a parallel and pipelined efficient architecture for implementing the algorithms is described.
