Author: Publisher:
ISBN:
Category :
Languages : en
Pages :
Book Description
A bulk silicon technology for a high-speed static CMOS/MNOS RAM has been developed. Radiation-hardened, high voltage CMOS circuits have been fabricated for the memory array driving circuits and the enhancement-mode p-channel MNOS memory transistors have been fabricated using a native tunneling oxide with a 45 nm CVD Si3N4 insulator deposited at 750°C. Read cycle times less than 350 ns and write cycle times of 1 .mu.s are projected for the final 1Kx1 design. The CMOS circuits provide adequate speed for the write and read cycles and minimize the standby power dissipation. Retention times well in excess of 30 min are projected.
