An 8-bit 1.6-GS/s Flash-SAR Time-Interleaved ADC with Background Offset Calibration PDF Download
Are you looking for read ebook online? Search for your book and save it on your Kindle device, PC, phones or tablets. Download An 8-bit 1.6-GS/s Flash-SAR Time-Interleaved ADC with Background Offset Calibration PDF full book. Access full book title An 8-bit 1.6-GS/s Flash-SAR Time-Interleaved ADC with Background Offset Calibration by 鄭乙申. Download full books in PDF and EPUB format.
Author: 鄭乙申
Publisher:
ISBN:
Category :
Languages : en
Pages : 135
Get Book Here
Book Description
Author: 鄭乙申
Publisher:
ISBN:
Category :
Languages : en
Pages : 135
Get Book Here
Book Description
Author: Manar Ibrahim El-Chammas
Publisher: Stanford University
ISBN:
Category :
Languages : en
Pages : 155
Get Book Here
Book Description
The increasing data rate of wireline communication systems leads to more inter-symbol interference, due to the dispersive properties of the communication channel. This requires more complex equalization blocks to meet the required bit-error rate. One solution is to use an Analog-to-Digital Converter (ADC) in the front-end, thus enabling a digitally-equalized serial link. To achieve the high-data rates of these communication systems, a time-interleaved ADC is typically used. However, this type of ADC suffers from several time-varying errors, the most prominent of which is timing skew. This thesis introduces a statistics-based background calibration algorithm that compensates for the effect of timing skew. To demonstrate the background calibration algorithm, a proof-of-concept 5 bit 12 GS/s flash ADC has been fabricated in a 65 nm CMOS process. The design of this ADC takes into consideration the tight power bounds imposed on serial links by optimizing both the time-interleaved and the sub-ADC architecture. Power consumption is further reduced by using calibration circuits to correct the offset of the flash ADC's comparators. In the measured results, the timing skew correction improves the dynamic performance of the time-interleaved ADC by 12 dB, and the proof-of-concept ADC has the lowest published power consumption for ADCs with sample rates higher than 10 GS/s.
Author: 張君豪
Publisher:
ISBN:
Category :
Languages : en
Pages : 90
Get Book Here
Book Description
Author: Pieter Harpe
Publisher: Springer
ISBN: 3319079387
Category : Technology & Engineering
Languages : en
Pages : 419
Get Book Here
Book Description
This book is based on the 18 tutorials presented during the 23rd workshop on Advances in Analog Circuit Design. Expert designers present readers with information about a variety of topics at the frontier of analog circuit design, serving as a valuable reference to the state-of-the-art, for anyone involved in analog circuit research and development.
Author: Arthur H.M. van Roermund
Publisher: Springer Science & Business Media
ISBN: 1461445876
Category : Technology & Engineering
Languages : en
Pages : 291
Get Book Here
Book Description
This book is based on the 18 presentations during the 21st workshop on Advances in Analog Circuit Design. Expert designers provide readers with information about a variety of topics at the frontier of analog circuit design, including Nyquist analog-to-digital converters, capacitive sensor interfaces, reliability, variability, and connectivity. This book serves as a valuable reference to the state-of-the-art, for anyone involved in analog circuit research and development.
Author: Daihong Fu
Publisher:
ISBN:
Category :
Languages : en
Pages : 254
Get Book Here
Book Description
Author: 魏衍昕
Publisher:
ISBN:
Category :
Languages : en
Pages :
Get Book Here
Book Description
Author: Mikael Gustavsson
Publisher: Springer Science & Business Media
ISBN: 0306473054
Category : Technology & Engineering
Languages : en
Pages : 378
Get Book Here
Book Description
CMOS Data Converters for Communications distinguishes itself from other data converter books by emphasizing system-related aspects of the design and frequency-domain measures. It explains in detail how to derive data converter requirements for a given communication system (baseband, passband, and multi-carrier systems). The authors also review CMOS data converter architectures and discuss their suitability for communications. The rest of the book is dedicated to high-performance CMOS data converter architecture and circuit design. Pipelined ADCs, parallel ADCs with an improved passive sampling technique, and oversampling ADCs are the focus for ADC architectures, while current-steering DAC modeling and implementation are the focus for DAC architectures. The principles of the switched-current and the switched-capacitor techniques are reviewed and their applications to crucial functional blocks such as multiplying DACs and integrators are detailed. The book outlines the design of the basic building blocks such as operational amplifiers, comparators, and reference generators with emphasis on the practical aspects. To operate analog circuits at a reduced supply voltage, special circuit techniques are needed. Low-voltage techniques are also discussed in this book. CMOS Data Converters for Communications can be used as a reference book by analog circuit designers to understand the data converter requirements for communication applications. It can also be used by telecommunication system designers to understand the difficulties of certain performance requirements on data converters. It is also an excellent resource to prepare analog students for the new challenges ahead.
Author: Christopher Kaiti Su
Publisher:
ISBN:
Category :
Languages : en
Pages : 0
Get Book Here
Book Description
This thesis describes a background-calibration technique that overcomes timing errors in time-interleaved analog-to-digital converters (ADCs) in a way that is almost independent of the user-provided ADC input signal. Additive dither is widely used to achieve signal-independent background calibration of many errors in data converters [1]. For example, this technique has been used to calibrate for gain mismatch in time-interleaved ADCs [2]. In most cases, however, binary dither has been used, and binary dither is not able to detect timing errors when the user-provided ADC input is zero or constant because timing errors do not produce amplitude errors when the ADC input is constant. This thesis presents a study of the use of a random ramp-based dither signal to calibrate for timing errors in time-interleaved ADCs. To demonstrate the dither-based timing calibration, a prototype 10-bit 500-MS/s 4-channel ADC was fabricated in 40-nm CMOS. With the proposed timing calibration, the Signal-to-Noise-and-Distortion Ratio (SNDR) is 50.1 dB with a user-provided input at 249 MHz while consuming 6.2 mW, giving a figure of merit (FoM) of 48.4 fJ/step. Disabling the ramp after the timing calibration converges improves the SNDR to 51 dB and reduces the power dissipation to 5.8 mW as well as the FoM to 39.8 fJ/step. [1] H. E. Hilton, "A 10-MHz Analog-to-Digital Converter with 110-dB Linearity," Hewlett-Packard Journal, vol. 44, No. 5, pp. 105-112, Oct. 1993. [2] D. Fu, K. C. Dyer, P. J. Hurst, and S. H. Lewis, "A Digital Background Calibration Technique for Time-Interleaved Analog-to-Digital Converters," IEEE J. of Solid-State Circuits, vol. 33, No. 12, pp.1904-1911, Dec. 1998.
Author: 宋治國
Publisher:
ISBN:
Category :
Languages : en
Pages : 80
Get Book Here
Book Description
