A Study of Low-temperature, Diethylsilane-based, Chemical Vapor Deposited Silicon Oxide as a Bulk and Thin Film Metal-oxide-semiconductor Gate Dielectric PDF Download
Are you looking for read ebook online? Search for your book and save it on your Kindle device, PC, phones or tablets. Download A Study of Low-temperature, Diethylsilane-based, Chemical Vapor Deposited Silicon Oxide as a Bulk and Thin Film Metal-oxide-semiconductor Gate Dielectric PDF full book. Access full book title A Study of Low-temperature, Diethylsilane-based, Chemical Vapor Deposited Silicon Oxide as a Bulk and Thin Film Metal-oxide-semiconductor Gate Dielectric by Danny Li-Ping Chen. Download full books in PDF and EPUB format.
Author: Danny Li-Ping Chen
Publisher:
ISBN:
Category :
Languages : en
Pages : 422
Get Book Here
Book Description
Author: Danny Li-Ping Chen
Publisher:
ISBN:
Category :
Languages : en
Pages : 422
Get Book Here
Book Description
![Silicon Nitride, Silicon Dioxide Thin Insulating Films, and Other Emerging Diele[c]trics VIII PDF](https://books.google.com/books/content/images/frontcover/wUnw2OLLYf4C?fife=w80-h100)
Author: Ram Ekwal Sah
Publisher: The Electrochemical Society
ISBN: 9781566774598
Category : Nature
Languages : en
Pages : 606
Get Book Here
Book Description
Author: Danny Li-Ping Chen
Publisher:
ISBN:
Category :
Languages : en
Pages : 218
Get Book Here
Book Description
Author: Hsiao-Hui Chen
Publisher:
ISBN:
Category : Thin film devices
Languages : en
Pages : 336
Get Book Here
Book Description
"Low Temperature Oxide (LTO) thin films were prepared using a Low Pressure Chemical Vapor Deposition process. The process was characterized by applying traditional statistical studies and response surface technique. The uniformities within wafer and from wafer to wafer were examined by determining the mean and the standard deviation of films thicknesses. Response surface methodology was employed to determine the optimum process conditions. Time, temperature and gas flow ratio were used as the experimental factors. Index of refraction and deposition rate were used as the experimental responses. Additionally, etch rate, density, dielectric constant and infrared (IR) spectra were found for the silicon dioxide films prepared at the determined optimum condition. The IR spectra were obtained by employing Fourier Transform Infrared Spectroscopy (FTIR). The average deposition rate was found to be 46 A per minute and the average index of refraction was 1.44. The calculated density, activation energy, etch rate, dielectric constant and dielectric strength agreed with reported values. A double metal test run was performed using LTO oxide. The results indicated that the recommended baseline LTO process is suitable for multilayer metallization processes."--Abstract.
Author:
Publisher:
ISBN:
Category : Silicon dioxide
Languages : en
Pages : 306
Get Book Here
Book Description
Author: Electrochemical Society. Meeting
Publisher: The Electrochemical Society
ISBN: 9781566773478
Category : Science
Languages : en
Pages : 652
Get Book Here
Book Description
Author:
Publisher:
ISBN:
Category : Dissertation abstracts
Languages : en
Pages : 776
Get Book Here
Book Description
Author: Juho Song
Publisher:
ISBN:
Category : Chemical vapor deposition
Languages : en
Pages : 236
Get Book Here
Book Description
Author: Ram Ekwal Sah
Publisher: The Electrochemical Society
ISBN: 1566775523
Category : Dielectric films
Languages : en
Pages : 863
Get Book Here
Book Description
This issue of ECS Transactions contains the papers presented in the symposium on Silicon Nitride, Silicon Dioxide Thin Insulating Films, and Emerging Dielectics held May 6-11, 2007 in Chicago. Papers were presented on deposition, characterization and applications of the dielectrics including high- and low-k dielectrics, as well as interface states, device characterization, reliabiliy and modeling.
Author: Jung Hwan Yum
Publisher:
ISBN:
Category :
Languages : en
Pages : 226
Get Book Here
Book Description
The continuous improvement in the semiconductor industry has been successfully achieved by the reducing dimensions of CMOS (complementary metal oxide semiconductor) technology. For the last four decades, the scaling down of physical thickness of SiO2 gate dielectrics has improved the speed of output drive current by shrinking of transistor area in front-end-process of integrated circuits. A higher number of transistors on chip resulting in faster speed and lower cost can be allowable by the scaling down and these fruitful achievements have been mainly made by the thinning thickness of one key component - Gate Dielectric - at Si based MOSFET (metal-oxide-semiconductor field effect transistor) devices. So far, SiO2 (silicon dioxide) gate dielectric having the excellent material and electrical properties such as good interface (i.e., Dit ~ 2x1010 eV−1cm−2), low gate leakage current, higher dielectric breakdown immunity (≥10MV/cm) and excellent thermal stability at typical Si processing temperature has been popularly used as the leading gate oxide material. The next generation Si based MOSFETs will require more aggressive gate oxide scaling to meet the required specifications. Since high-k dielectrics provide the same capacitance with a thicker film, the leakage current reduction, therefore, less the standby power consumption is one of the huge advantages. Also, it is easier to fabricate during the process because the control of film thickness is still not in the critical range compared to the same leakage current characteristic of SiO2 film. HfO2 based gate dielectric is considered as the most promising candidate among materials being studied since it shows good characteristics with conventional Si technology and good device performance has been reported. However, it has still many problems like insufficient thermals stability on silicon such as low crystallization temperature, low k interfacial regrowth, charge trapping and so on. The integration of hafnium based high-k dielectric into CMOS technology is also limited by major issues such as degraded channel mobility and charge trapping. One approach to overcome these obstacles is using alternative substrate materials such as SiGe, GaAs, InGaAs, and InP to improve channel mobility. High electron mobility in the III-V materials has attracted significant attention for a possible application as a channel material in metal/oxide/semiconductor (MOS) transistors. One of the main challenges is that III-V MOSFETs generally lack thermodynamically stable insulators of high electrical quality, which would passivate the interface states at the dielectric/substrate interface and unpin the Fermi level. To address this issue, various dielectric, such as Si/SiO2, Ge, SiGe, SiN and Al2O3, were considered as an interface passivation layer (IPL). Atomic Layer Deposited (ALD) Al2O3 has demonstrated superior IPL characteristics compared to the other candidates due to its high dielectric constant and interface quality. However, defect density in Al2O3 is still too high even as several cleaning methods such as NH4OH, (NH4)2S and F treatment have been developed, which limits the performance of III-V MOSFETs. In the first part of this study, theoretical approaches to understand the motivation and requirements as an high-k gate dielectric or interfacial layer, and properties of ALD beryllium oxide (BeO) for Si and III-V MOS devices have been investigated. The second part of this study focuses on the precursor synthesis and fundamental material characterization of ALD BeO thin film using physical, optical and electrical analysis. Film properties such as self-cleaning reaction and oxygen diffusion barrier will be presented. At the third part, depletion mode transistor and self-aligned MOSFETs using ALD BeO on Si and InP high mobility substrates have been investigated. And as for the final part of this study, the density functional theory of Be(CH3)2 precursor, electromagnetics, and thermodynamics were investigated to understand the reaction mechanism and self-cleaning reaction, and to evaluate the gate dielectrics such as Al2O3, BeO, SiO2, and HfO2.
