Author: Dominique Borrione
Publisher: North Holland
ISBN:
Category : Computers
Languages : en
Pages : 324
Get Book Here
Book Description
Hardbound. The objective of this book is to bring together the knowledge of developers and users of design automation tools, and compare the methods and algorithms by which correct circuit designs may be obtained from initial descriptions and specifications written in an appropriate hardware description language (HDL). In order to achieve the goal of designing correct circuits, two main directions of research are currently being pursued: formal verification of a (possibly manual) design, and automatic synthesis. Both approaches require that a high level specification of the circuit be given in a formal language, and an underlying model of hardware behaviour is necessary to allow for symbolic translations that preserve or verify some notion of correctness. Hardware models, formal proof of correctness, and synthesis are therefore the three key elements making up this volume.
Author: Geraint Jones
Publisher: Springer Science & Business Media
ISBN: 144713544X
Category : Computers
Languages : en
Pages : 364
Get Book Here
Book Description
These proceedings contain the papers presented at a workshop on Designing Correct Circuits, jointly organised by the Universities of Oxford and Glasgow, and held in Oxford on 26-28 September 1990. There is a growing interest in the application to hardware design of the techniques of software engineering. As the complexity of hardware systems grows, and as the cost both in money and time of making design errors becomes more apparent, so there is an eagerness to build on the success of mathematical techniques in program develop ment. The harsher constraints on hardware designers mean both that there is a greater need for good abstractions and rigorous assurances of the trustworthyness of designs, and also that there is greater reason to expect that these benefits can be realised. The papers presented at this workshop consider the application of mathematics to hardware design at several different levels of abstraction. At the lowest level of this spectrum, Zhou and Hoare show how to describe and reason about synchronous switching circuits using UNilY, a formalism that was developed for reasoning about parallel programs. Aagaard and Leeser use standard mathematical tech niques to prove correct their implementation of an algorithm for Boolean simplification. The circuits generated by their formal synthesis system are thus correct by construction. Thuau and Pilaud show how the declarative language LUSTRE, which was designed for program ming real-time systems, can be used to specify synchronous circuits.
Author: Victoria Stavridou
Publisher: Cambridge University Press
ISBN: 9780521443364
Category : Computers
Languages : en
Pages : 212
Get Book Here
Book Description
Graduate level account of hardware verification and algebraic specification.
Author: Ramayya Kumar
Publisher: Springer Science & Business Media
ISBN: 9783540590477
Category : Computers
Languages : en
Pages : 324
Get Book Here
Book Description
This two-volume set contains papers presented at the International Conference on Computational Engineering Science (ICES '95) held in Mauna Lani, Hawaii from 30 July to 3 August, 1995. The contributions capture the state of the science in computational modeling and simulation in a variety of engineering disciplines: civil, mechanical, aerospace, materials and electronics engineering.
Author: Adenilso Simao
Publisher: Springer Science & Business Media
ISBN: 3642250319
Category : Computers
Languages : en
Pages : 213
Get Book Here
Book Description
This book constitutes the thoroughly refereed post-conference proceedings of the 14th Brazilian Symposium on Formal Methods, SBMF 2011, held in Sao Paulo, Brazil, in September 2011; co-located with CBSoft 2011, the second Brazilian Conference on Software: Theory and Practice. The 13 revised full papers were carefully reviewed and selected from 37 submissions. The papers presented cover a broad range of foundational and methodological issues in formal methods for the design and analysis of software and hardware systems as well as applications in various domains.
Author: Jeffrey J. Joyce
Publisher: Springer Science & Business Media
ISBN: 9783540578260
Category : Computers
Languages : en
Pages : 538
Get Book Here
Book Description
This volume constitutes the refereed proceedings of the 1993 Higher-Order Logic User's Group Workshop, held at the University of British Columbia in August 1993. The workshop was sponsored by the Centre for Integrated Computer System Research. It was the sixth in the series of annual international workshops dedicated to the topic of Higher-Order Logic theorem proving, its usage in the HOL system, and its applications. The volume contains 40 papers, including an invited paper by David Parnas, McMaster University, Canada, entitled "Some theorems we should prove".
Author: Klaus Schneider
Publisher: Springer Science & Business Media
ISBN: 3662107783
Category : Computers
Languages : en
Pages : 608
Get Book Here
Book Description
This book is a solid foundation of the most important formalisms used for specification and verification of reactive systems. In particular, the text presents all important results on m-calculus, w-automata, and temporal logics, shows the relationships between these formalisms and describes state-of-the-art verification procedures for them. It also discusses advantages and disadvantages of these formalisms, and shows up their strengths and weaknesses. Most results are given with detailed proofs, so that the presentation is almost self-contained. Includes all definitions without relying on other material Proves all theorems in detail Presents detailed algorithms in pseudo-code for verification as well as translations to other formalisms
Author: Graham Birtwistle
Publisher: Springer Science & Business Media
ISBN: 1461236584
Category : Computers
Languages : en
Pages : 499
Get Book Here
Book Description
This report describes the partially completed correctness proof of the Viper 'block model'. Viper [7,8,9,11,23] is a microprocessor designed by W. J. Cullyer, C. Pygott and J. Kershaw at the Royal Signals and Radar Establishment in Malvern, England, (henceforth 'RSRE') for use in safety-critical applications such as civil aviation and nuclear power plant control. It is currently finding uses in areas such as the de ployment of weapons from tactical aircraft. To support safety-critical applications, Viper has a particulary simple design about which it is relatively easy to reason using current techniques and models. The designers, who deserve much credit for the promotion of formal methods, intended from the start that Viper be formally verified. Their idea was to model Viper in a sequence of decreasingly abstract levels, each of which concentrated on some aspect ofthe design, such as the flow ofcontrol, the processingofinstructions, and so on. That is, each model would be a specification of the next (less abstract) model, and an implementation of the previous model (if any). The verification effort would then be simplified by being structured according to the sequence of abstraction levels. These models (or levels) of description were characterized by the design team. The first two levels, and part of the third, were written by them in a logical language amenable to reasoning and proof.
Author: Costas Courcoubetis
Publisher: Springer Science & Business Media
ISBN: 9783540569220
Category : Computers
Languages : en
Pages : 520
Get Book Here
Book Description
This volume contains the proceedings of the Fifth Conference on Computer-Aided Verfication, held in Crete, Greece, in June/July 1993. The objective of the CAV conferences is to bring together researchers and practitioners interested in the development anduse of methods, tools, and theories for the computer-aided verification of concurrent systems. The conferences provide an opportunity for comparing various verfication methods and tools that can be used to assist the applications designer. Emphasis is placed on new research results and the application of existing methods to real verification problems. The volume contains abstracts of three invited lectures and full versions of 37 contributed papers selected from 84 submissions.The contributions are grouped into sections on hardware verification with BDDs, methods and tools, theorem proving, analysis of real-time systems, process algebras and calculi, partial orders, and exploiting symmetry.
Author: Jan Vytopil
Publisher: Springer Science & Business Media
ISBN: 9783540550921
Category : Computers
Languages : en
Pages : 636
Get Book Here
Book Description
This book presents state-of-the-art research results in the area of formal methods for real-time and fault-tolerant systems. The papers consider problems and solutions in safety-critical system design and examine how wellthe use of formal techniques for design, analysis and verification serves in relating theory to practical realities. The book contains papers on real-time and fault-tolerance issues. Formal logic, process algebra, and action/event models are applied: - to specify and model qualitative and quantitative real-time and fault-tolerant behavior, - to analyze timeliness requirements and consequences of faulthypotheses, - to verify protocols and program code, - to formulate formal frameworks for development of real-time and fault-tolerant systems, - to formulate semantics of languages. The integration and cross-fertilization of real-time and fault-tolerance issues have brought newinsights in recent years, and these are presented in this book.
